I. INTRODUCTION
The innovation and scaling of complementary metal oxide semiconductor field effect transistors (CMOS) at the heart of integrated circuits has been on-going for the last four decades. The semiconductor and dielectric materials, which constitute the MOS transistors, are now becoming the limit to the further reduction of device dimensions required by future scaling. For instance, the scaling of the conventional Si/SiO 2 metal oxide semiconductor field effect transistor (MOSFET) has effectively come to its limit as any further reductions in the ultra thin SiO 2 layers will result in unacceptably large leakage currents via direct electron tunnelling. High mobility materials (e.g., Ge and III-V compound semiconductors) and high dielectric constant (high-k) gate materials (e.g., HfO 2 , Al 2 O 3 , and ZrO 2 ) are being intensively investigated as alternative semiconductor channel materials and insulators for future devices with minimum dimensions below 22 nm. The high-k gate materials increase the physical thickness of the oxide while maintaining or increasing the oxide capacitance, thus effectively reducing the leakage current. Meanwhile the use of the high mobility channel materials has the added benefit of a high speed of switching of the MOSFET and reducing the supply voltage while maintaining the same drive current. Therefore, such high-k/high-mobility based MOSFETs are expected to have improved performance/power consumption ratio. To realise this potential for an improved performance/power consumption ratio it is necessary to study the high-k/III-V gate stack from the perspective of electrically active defect states, which include interface states, fixed charges within the highk oxide and border traps near/at the high-k/III-V interface transition layer. [1] [2] [3] These defects affect MOSFET performance in a range of detrimental ways, 4, 5 and possible methods to remove these defects from high-k/III-V MOS system have been extensively studied. [6] [7] [8] [9] Interface properties are of particular interest due to the relatively high density of electrically active interface defects present at this interface, which restricts efficient III-V surface Fermi level movement. One of the main issues associated with the accurate extraction of interface state concentrations (interface state density distribution as a function of energy in the III-V bandgap, i.e., D it (E)) for the high-k/III-V MOS system is the question of how each gate voltage (V g ) is related to the corresponding surface Fermi level position (E f ) relative to the valence band edge (E v ). For a D it (E), which changes density exponentially with E f -E v , this is clearly a potential source of error and variation between research groups. Moreover, the relationship of E f -E v to V g is further complicated in the case of high D it and for MOS systems where the semiconductor has a low conduction band density of states, such as In 0.53 Ga 0.47 As. This combined effect results in difficulty with the accurate extraction of the oxide capacitance, which is required when relating V g to a corresponding E f -E v .
As a traditional method, C-V analysis is widely used to investigate the high-k/III-V electrically active defects. 3, 10 In this study, In x Ga 1Àx As with a 53% indium concentration, i.e., In 0.53 Ga 0.47 As, (the term "InGaAs" is used to represent In 0.53 Ga 0.47 As in the following discussion) was chosen as the channel material due to the fact that it has a high electron mobility (14 000 cm 2 /Vs at low doping levels), a suitable bandgap ($0.75 eV) for low voltage applications and the fact that it can be grown lattice matched on InP. The high-k/ InGaAs MOS system is known to have a relatively high interface state density (D it ); however, the InGaAs surface Fermi level is generally not fully pinned as compared to the 0021-8979/2014/116(2)/024104/8/$30.00
V C 2014 AIP Publishing LLC 116, 024104-1 high-k/GaAs MOS system, where the movement of GaAs surface Fermi level is strongly restricted. 11, 12 In this paper, C-V analysis was performed on MOS capacitors fabricated using both high (Ni 5.01 eV) and low (Al 4.08 eV) work function metal gates on atomic layer deposition (ALD) Al 2 O 3 on InGaAs. 13 On the premise that a true high frequency C-V can be obtained, the surface potential is determined and so is the Fermi level position at the Al 2 O 3 /InGaAs interface. Hard x-ray photoelectron spectroscopy (HAXPES) measurements on the same MOS structures with a much thinner metal gate have also been performed. HAXPES is emerging as a technique that has the capability of providing chemical and electronic information on much larger depth scales than conventional x-ray photoelectron spectroscopy. 12, [14] [15] [16] The main objective of this study is to compare the surface Fermi level positions (at room temperature) analysed by C-V characteristics at zero gate bias (V g ¼ 0 V) and HAXPES measurements without applying a gate bias, and furthermore, to investigate the Fermi level movement at the Al 2 O 3 /InGaAs interface and the change in potential drop across the dielectric layer, resulting from the deposition of metals with different work functions. It has recently been shown that good agreement can be obtained for E f -E v at V g ¼ 0 V in the SiO 2 /Si MOS system 16 and strongly pinned case of the Al 2 O 3 /GaAs 12 MOS using a similar C-V and HAXPES comparative study. The aim of this work is to extend on the studies reported in Refs. 12 and 16 to the case of the Al 2 O 3 /InGaAs MOS system. These studies provide more certainty on D it (E) extractions and also bridge the gap between interface chemistry and electrical properties at a buried interface.
II. EXPERIMENTAL DETAILS
The samples studied in this work were heavily n-doped (S at $2 Â 10 18 cm
À3
) and heavily p-doped (Zn at $2 Â 10 ) and p-type (Zn at $4 Â 10 17 cm
) InGaAs epitaxial layers, respectively, grown by metal organic vapour phase epitaxy (MOVPE). The InGaAs surfaces were initially degreased by sequentially rinsing for 1 min each in acetone, methanol, and isopropanol. Prior to the ALD of high-k oxide, the samples were immersed in a (NH 4 ) 2 S solution (10% in deionized H 2 O) for 20 min at room temperature ($295 K), which was found to be the optimum approach to suppress the formation of InGaAs native oxides and to reduce the high-k/ InGaAs interface state density as reported previously. 9 Samples were then introduced to the ALD chamber load lock after the removal from the 10% (NH 4 ) 2 S surface passivation solution. The transfer time from the aqueous (NH 4 ) 2 S solution to the ALD chamber was kept to a minimum ($3 min) in order to minimise the formation of InGaAs native oxides resulting from air exposure. The Al 2 O 3 dielectric layer, which had a nominal thickness of 8 nm, was deposited by ALD at 300 C using trimethylaluminum (TMA) Al(CH 3 ) 3 and H 2 O as precursors.
For C-V analysis, either Al (160 nm) or Ni (70 nm)/Au (90 nm) were used as the metal gate electrodes, which were formed by electron beam evaporation and a lift-off process.
The C-V measurements were recorded using a semiconductor device analyser following an open correction and performed in a probe station in a dry air, dark environment. Multi-frequency (1 kHz-1 MHz) and 1 MHz C-V measurements were carried out at both room temperature and À50
C. The C-V characteristics measured at both temperatures at 1 MHz were compared in order to rule out the possible contribution of an interface state capacitance to the overall measured capacitance of the MOS capacitors at room temperature. The oxide capacitance and flatband capacitance used for C-V analysis are calculated using a dielectric constant value of 8.6 for Al 2 O 3 17 and accurate oxide thicknesses were obtained from high-resolution cross-sectional transmission electron microscopy (HR-TEM).
For HAXPES analysis, one n-type and one p-type Al 2 O 3 /InGaAs sample were left without a metal gate. The other HAXPES samples were capped with either Al (5 nm) or Ni (5 nm) blanket films formed by electron beam evaporation. HAXPES measurements were carried out on the X24A beamline at the National Synchrotron Light Source (NSLS) at Brookhaven National laboratory (BNL). A double Si (111) crystal monochromator allowed for photon energy selection in the range of 2.1-5.0 keV. An electron energy analyser was operated at a pass energy of 200 eV giving an overall instrumental energy resolution of $0.52 eV at the photon energy of 4150 eV. Samples were fixed on a grounded Al sample holder with stainless steel clips, which connected the front of the samples to the sample holder. In order to ensure correct energy calibration throughout the experiment, metallic Ni Fermi edge reference spectra were acquired immediately before and after the acquisition of the Al 2 O 3 and InGaAs substrate core level peaks. The resultant error associated with this photon energy correction procedure is estimated to be no more than 650 meV. The calculated depletion region width for the 4 Â 10 17 cm À3 doped InGaAs substrate is 51 nm and the total sampling depth of the HAXPES measurements for the metal capped samples is estimated to be $23 nm at 4150 eV (Ref. 18 ) for the substrate Ga 2p and As 2p which have kinetic energies of 3033 eV and 2827 eV, respectively. 19 This means that for a 5 nm thick metal capping layer and an 8 nm Al 2 O 3 layer, the sampling depth into the InGaAs is $10 nm. Therefore, the acquired peaks directly reflect the binding energy (BE) of the core levels with respect to the Fermi level near the top of the depletion region adjacent to the dielectric interface. All core level peaks were curve fitted in order to increase the accuracy of locating the peak centre positions.
III. RESULTS AND DISCUSSION
The C-V characteristics at 1 MHz and 295 K for Al (160 nm) or Au (90 nm)/Ni (70 nm) metal gate MOS capacitors are shown in Figures 1(a) and 1(b) for Al 2 O 3 /n-InGaAs and Al 2 O 3 /p-InGaAs, respectively. If interface states can respond at these measurement conditions, the measured capacitance (C m ) will have a contribution from interface states (C it ), which is frequency and temperature dependent, and can be suppressed at a higher frequency and/or lower temperature. 4, 5, 11 This will especially affect the C-V responses in terms of frequency dispersion in the accumulation region at different temperatures. Therefore, a significantly lower level of accumulation frequency dispersion and a decrease in the 1 MHz C m are expected at a lower temperature when compared to the measurements at room temperature. It is believed that a true high frequency C-V is achieved at 1 MHz and room temperature as the multi-frequency (1 kHz to 1 MHz) and 1 MHz C-V measured at room temperature have very similar characteristics when compared to the C-V measured at À50 C (not shown) for the Al 2 O 3 /InGaAs MOS capacitors under investigation. Based on this observation we take the 1 MHz room temperature response to be an accurate representation of a high frequency C-V for the InGaAs structures examined in this study.
As observed in the TEM images in Figure 2 , a thicker Al 2 O 3 film is formed under the Al gate due to a more reactive Al/Al 2 O 3 interface compared to a non-reactive Ni/Al 2 O 3 interface. This is consistent with the lower oxide capacitance and thus the lower measured capacitance in accumulation for the Al gate samples as observed in Figures 1(a) and 1(b) . Using the oxide thickness measured by HR-TEM in Figure 2 , the oxide capacitance (C ox ) is calculated and used to determine the flatband capacitance (C fb ). Furthermore, the calculated C fb can be used to determine the region of operation of the MOS capacitor, and to establish if at V g ¼ 0 V, the surface Fermi level position can be determined using the depletion capacitance. From the C-V for n-InGaAs in Figure 1 zero at V g ¼ 0 V. Thus the Fermi level position for this sample is $0.76 eV above the VBM at the flatband condition for Al gate n-type InGaAs. From the C-V for Ni gate and Al gate over p-InGaAs shown in Figure 1(b) , both samples are operating in depletion region at V g ¼ 0 V. Using the same method of surface Fermi level calculation for Ni gate over n-InGaAs (Figure 1(a) ), the Fermi level is determined to be $0.55 eV and $0.73 eV above VBM with Ni and Al gates, respectively. Figure 3 shows
À3
, 4, 5 indicating that there is band bending present at the Al 2 O 3 / InGaAs interface prior to metal contact. In order to establish the absolute position of the Fermi level in the band gap with respect to the valence band edge, valence band spectra were acquired at the same photon energy for the unmetallised Al 2 O 3 /n-InGaAs sample. An extrapolation of the InGaAs valence band to a zero signal intensity yields the approximate position of the valence band edge. 20 Although more accurate methods have been recently employed, 12, 21 this method is sufficient to provide an accuracy of approximately 0.1 eV in these studies. Reference spectra of the nickel metallic edge were subsequently acquired in order to establish the Fermi level position. The value of E f -E v is thus determined for the Al 2 O 3 /n-InGaAs sample with no metal gate. On the same sample, the As 2p spectra are recorded. These measurements provide the necessary reference for all the other samples to allow the value of E f -E v to be evaluated. The energy separation between the core level and the InGaAs valence band maxima is a constant; therefore, any changes in the As 2p spectra in Figure 3 are a consequence of changes in E f -E v . From the valence band spectra of the uncapped Al 2 O 3 /n-InGaAs sample (not shown), the Fermi level is 0.67 eV above the VBM and the equivalent measurement for the p-type Fermi level position is 0.39 eV above the VBM. Therefore, the Fermi level is $0.09 eV below flatband position for n-InGaAs and is $0.31 eV above flatband position (i.e., near mid-gap) for the p-InGaAs, indicating that the n-InGaAs surface is slightly depleted and the p-InGaAs surface is strongly depleted. Figures 4(a) and 4(b) schematically illustrates the band bending occurring for the unmetallised samples and the respective Fermi level positions (E f ) determined by HAXPES. The depletion of both the n-and p-type surface cannot be explained by one net oxide charge type. Therefore, the band bending occurring at the InGaAs surface in the absence of metal gates is attributed to a combination of fixed charge in the Al 2 O 3 layer and the interface states with energy levels within the InGaAs bandgap, which deplete both the n-type and p-type surface. Based on the work by Long et al. 8 the fixed oxide charge in ALD deposited Al 2 O 3 is comprised of negative interface fixed charge that exists near the Al 2 O 3 / InGaAs interface and positive fixed charge distributed through the bulk of Al 2 O 3 . For a relatively thin oxide of 8 nm, the net fixed oxide charge (Q f ) could be negative as discussed in Ref. 8 . In addition, Refs. 8, 22, and 23 have reported the evidence that the net interface states type for Al 2 O 3 on InGaAs is donor type (þ/0). If this is the case, for an n-type sample at flatband where the E f is close to conduction band edge and the interface state energy levels in the bandgap are occupied, the interface defects (Q it ) are neutral. The combination of negatively charged Q f and neutral Q it is a negative charge, which slightly depletes the n-type surface as shown in Figure 4 (a). For a p-type sample at flatband where E f is close to valence band edge, the donor-type interface defects have a net associated positive charge as their energy levels in the bandgap are empty. The positively charged interface states plus the negatively charged Q f can result in the depletion of p-type surface as shown in Figure  4 (b). Confirming the sign of Q f and Q it requires an Al 2 O 3 thickness series as described in Ref. 8 , which is beyond the scope of this work.
In order to determine whether the band bending displayed at the interface reflects Fermi level pinning, both high (Ni) and low (Al) work function metals of 5 nm in thickness were deposited on the dielectric. By ensuring electrical contact between the metal overlayer and the InGaAs substrate, Fermi level equalisation across the MOS structure resulting from the differences in work functions occurs. If the Fermi level at the Al 2 O 3 /InGaAs interface is free to move, it would be expected to align with the metal Fermi level, resulting in an increase in BE with the low work function Al contact and a reduction in BE with the high work function Ni contact for both the n-and p-InGaAs. HAXPES measurements in Figure 3 show that, for the p-InGaAs sample, the core level peaks shifts by 0.21 eV, and for the n-InGaAs sample, the peaks shifts by 0.02 eV, both to higher BE, following the deposition of Al contact. Following the deposition of Ni contact, the peak positions shift 0.11 eV for n-InGaAs and 0.03 eV for p-InGaAs to lower BE. It should be noted that the small shifts of 0.02 eV and 0.03 eV, measured for the Al on n-InGaAs and Ni on p-InGaAs respectively, are within the experimental error (650 meV) of this technique; therefore, these shifts are negligible. The directions of all the BE shifts observed in the HAXPES spectra are consistent with the differences in the Fermi level positions for the InGaAs substrates and metals. The changes in InGaAs surface Fermi level when the metal contacts are present can be visualized using the schematic band diagrams and the Fermi levels presented in Figures 4(c)-4(f) .
The corresponding Fermi level positions in the InGaAs bandgap following either Al or Ni deposition are calculated from the HAXPES to be 0.69 eV above VBM for the Al gate, and 0.56 eV above VBM for Ni gate, over n-InGaAs. Both of these Fermi level positions are in agreement with the C-V measurements at V g ¼ 0 V shown in Figure 1(a) where the sample is in the near flatband condition for the Al gate and in depletion for the Ni gate. For the HAXPES p-InGaAs samples, the Fermi levels are determined to be 0.6 eV above VBM with the Al gate and 0.36 eV above VBM with the Ni gate, which are consistent with the C-V measurements at V g ¼ 0 V in Figure 1(b) where both the samples are in depletion with the Al gate sample being more depleted (near inversion) than the Ni gate sample.
In the HAXPES measurements, any large degree of band bending at the Al 2 O 3 /InGaAs interface may lead to an error in the surface Fermi level measurement, as HAXPES has a sampling depth into the substrate of $10 nm so the Fermi level is being measured up to 10 nm below its surface position. In order to assess the magnitude of this error in determining the Fermi level position from the HAXPES measurement, a simulation of the band bending for 4 Â 10 17 cm À3 doped p-InGaAs resulting from a 0.31 eV surface potential was performed by numerically solving Poisson's equation. The resulting band bending diagram (not shown) indicates that for a sampling depth into the InGaAs substrate of $10 nm, the error in determining the VBM position is a maximum of 0.1 eV. However, due to the exponential fall off in the weighting of the photoemitted electron contribution with depth, the actual error will be less than this value. This error can thus be taken into account when comparing the results of the approximate Fermi level position of each sample in the InGaAs bandgap. A comparison between the Fermi level positions at the Al 2 O 3 /InGaAs interface derived from C-V analysis at V g ¼ 0 V and the HAXPES measurements shown in Table I displays a reasonable agreement is achieved between the two techniques. The difference between the Fermi level position of Al and Ni obtained from C-V analysis are also consistent with that determined by HAXPES measurements. The difference between the C-V and HAXPES values for E f -E v are in the range of 0.1-0.2 eV. This is comparable to the results obtained in the case of the GaAs/Al 2 O 3 MOS system, 12 but in the case of the InGaAs, this error represents a larger percentage of the energy gap. Figure 4) . The fact that the surface Fermi level does not move significantly into the low density of states InGaAs conduction band is also consistent with the reported high interface state density located within the InGaAs conduction band where the Fermi level can be strongly pinned at energies above E c . 3, 24, 25 When the Ni gate is in contact, the InGaAs Fermi level movement is more restricted. The inability to move the n-InGaAs Fermi level to the lower bandgap and the slight Fermi level movement of only 0.03 eV towards VBM for the p-InGaAs suggest a peak D it distribution where the density increases in the lower half of the bandgap, consistent with previous publications. [26] [27] [28] Fermi level alignment between the metal and the InGaAs is achieved by not only the movement of InGaAs Fermi level but also a change in the potential drop across the oxide layer. The change in the oxide potential following metal deposition will result in a binding energy shift of the associated Al 1s dielectric core levels, and the total potential drop across the oxide will result in an energy broadening of the peak. 12, 14, 16 Note that the shift resulting from Fermi level movement in the bulk InGaAs is also present in the oxide core level, so any shift in the oxide peaks is a combination of the InGaAs Fermi level movement and the change in the potential difference across the oxide. Based on the difference in metal and InGaAs Fermi levels, the change in the Al 1 s oxide binding energies would be expected to be more apparent in the p-type sample than in the n-type with Al as the metal gate, and more apparent in the n-type sample than in the p-type with Ni as metal gate. Figure 5 shows the changes in binding energy of the Al 1s oxide peak (at 1562 eV) for the n-and p-InGaAs substrate resulting from metal deposition. For n-InGaAs, the deposition of the low work function Al only results in a small increase in the Al 1s peak binding energy in the The Al 1s peak widths for the metal capped samples broaden when compared to the samples without metal gates reflecting the gradient in the potential across the dielectric layer. The change in the Al 1s binding energy of 0.18 eV measured for the Al gate on n-type InGaAs sample results in broadening of 0.09 eV (compared to the no metal gate sample) while a full width half maximum (FWHM) increase of 0.62 eV is measured for Ni on n-type InGaAs sample. This infers a larger potential drop across the Al 2 O 3 layer for the Ni n-type compared to the Al n-type samples. In the case of the p-type sample, a negligible difference in FWHM was measured for the Al contact, but a 0.46 eV FWHM increase was found for the Ni capped sample, indicating a larger potential drop across the Al 2 O 3 layer for the Ni capped p-type sample.
IV. CONCLUSION
In summary, C-V analysis and HAXPES measurements have been made on metal/Al 2 O 3 /InGaAs MOS capacitors 
